Abstract-This paper proposes a comparative study of currentcontrolled hysteresis and pulsewidth modulation (PWM) techniques, and their influence upon power loss dissipation in a power-factor controller (PFC) output filtering capacitors. First, theoretical calculation of low-frequency and high-frequency components of the capacitor current is presented in the two cases, as well as the total harmonic distortion of the source current. Second, we prove that the methods already used to determine the capacitor power losses are not accurate because of the capacitor model chosen. In fact, a new electric equivalent scheme of electrolytic capacitors is determined using genetic algorithms. This model, characterized by frequency-independent parameters, redraws with accuracy the capacitor behavior for large frequency and temperature ranges. Thereby, the new capacitor model is integrated into the converter, and then, software simulation is carried out to determine the power losses for both control techniques. Due to this model, the equivalent series resistance (ESR) increase at high frequencies due to the skin effect is taken into account. Finally, for hysteresis and PWM controls, we suggest a method to determine the value of the series resistance and the remaining time to failure, based on the measurement of the output ripple voltage at steady-state and transient-state converter working.
P
OWER supplies are essential subsystems of power electronics equipment whose failure lead to the unplanned stopping of the equipment [1] . In power-factor controllers (PFCs), electrolytic capacitors are frequently used for filtering and storage function because of their high capacitance, low size, and cheap price [2] , [3] . The capacitors are responsible for most breakdowns of these converters because of their wear out due to the vaporization of electrolyte as a result of the aging time and temperature [4] .
Thus, many electrical models of electrolytic capacitors were studied to find a signature of their failure. In the series model, equivalent series resistance (ESR) gives image of power loss inside the capacitor. The increase of ESR is the best indicator of fault for capacitors, and can be deduced from the ripple voltage [5] , [6] .
However, all the series model components (capacitance, resistance, and inductance) are varying against frequency. As the capacitor current consists of the fundamental frequency and its harmonics, we have to know that the ESR at all these frequencies calculate the power loss for each harmonic, and sum them to obtain the total power loss. For example, in a dc bus of an uninterrupted power supplies with sinusoidal absorption, capacitor manufacturers consider the power loss only at the low frequency and the switching frequency, whereas all other harmonics are neglected [7] .
The aim of this study is first to analyze the output capacitor current in order to find theoretical expression of its lowfrequency and high-frequency components for both pulsewidth modulation (PWM) and hysteresis control techniques. Then, we propose a method for the identification of parameters of electrolytic capacitors based on genetic algorithm (GA) [8] . We explain its principle and illustrate some of its potentialities by giving experimental examples. The model obtained by GA is inserted into a boost-type PFC circuit, which commonly represents the first stage of an uninterruptible power supply. A new power loss estimation approach of electrolytic capacitors is described and compared to classic method of power loss calculation.
After this, we show a processing method of the output voltage ripple ∆V o at the terminals of the capacitor that gives a good image of its series resistance as well as its worn state. The component of ∆V o that we propose to monitor is ∆V of , filtered at the switching frequency for PWM control technique and the peak-to-peak value ∆V op-p for hysteresis control technique. We also show that these values avoid faulty alarms with frequent load variations. On the other hand, since ∆V of and ∆V op-p are functions of the series resistance R a of the new capacitor model, the switching frequency (PWM), the current band (hysteresis), the ambient temperature, and the output current, we propose a processing method that is able to estimate the R a value at a given time t by taking into account all these variables, and consequently, the remaining time to failure can be computed online.
II. PRESENTATION OF THE CONVERTER AND WAVEFORMS ANALYSIS
Many topologies and control methods of power factor control circuits have been proposed to reduce the harmonic distortion in the line input current and realize the unity power factor. In these PFC circuits, several large electrolytic capacitors are usually used at the output terminal to filter the output voltage. The boost power-factor-correction circuit studied is shown in Fig. 1 .
A. Specification of the Converter
The main characteristics of the converter in hand are as follows. 8) The total harmonic distortion THD lower than 10%.
9) The nominal load resistance is 80 Ω. 10) The power absorbed is less than 2 kVA.
B. Inductance Calculation
At first, the value of the smoothing output inductance should be calculated according to the current ripple ∆i L .
In low frequencies, we have
where ω is the ac line input voltage pulsation. When the low-frequency component of the ripple output voltage is neglected, we obtain
where α is the duty ratio.
The input voltage v i can be written as
The output power P o is assumed to be almost constant because the output voltage has a very small ripple compared to its dc value. Thus
with I M being the maximum value of the line current. Substituting (3) and (1) into (2) gives
For PWM, we suppose that the switching frequency F s is fixed, and by derivation of expression (5), the maximum value of the HF ripple current (∆i L ) is expressed as follows:
We have now determined an interval for the inductance value, which is given by
Referring to the specification of the converter, V o = 400 V, F s = 25 kHz, and (∆i L max ) = 0.1 A, we now have an inductance, which is L = 0.02 H.
For hysteresis control, the switching frequency F s in (5) is variable and its maximum is equal to 25 kHz for L = 0.02 H. This gives faster current variations of inductor current i L around its averaged value.
C. Capacitance Calculation
The output capacitor is used to filter the output voltage of the PFC. We have to choose the value of C that fulfils the requirement.
Considering that LωI M V M and using (4), the duty ratio is expressed as follows:
The low-frequency component (i D ) LF of the current through the diode is written, using the duty ratio, as
On the other hand, the low-frequency component (i c ) LF of the capacitor current is calculated as Then
According to the PFC specifications,
We finally chose a capacitor rated 4700 µF, 450 V, and 85
• C.
D. Capacitor Current Calculation
A switched-mode power supply can present three possible modes of operation, namely, the continuous conduction mode (CCM), the discontinuous conduction mode (DCM), and the borderline conduction mode (BCM). Kurachi et al. have analyzed the ripple current of the electrolytic capacitor for a boosttype PFC circuit [9] . The authors showed that the capacitor current can be divided into low-frequency and high-frequency components. In our proposed study, we are not interested in the operation modes, but in control methods (PWM and hysteresis).
In order to have an accurate analysis of the ripple current of the electrolytic capacitor i c , we suppose that the following hypotheses are true.
1) All elements in the circuit are ideal and have no losses.
2) The input power factor is well controlled to unity value.
3) The switching frequency is much higher than the line input frequency (50 Hz). 4) The output ripple voltage is negligible compared to the V o DC value (400 V). 5) The PFC works at the CCM, as shown in Fig. 2 . For the switching period T s , the averaged value i c of the instantaneous capacitor current i c is calculated as follows:
(13) Referring to (13) and taking into account that v i = V M sin(ωt) and i i = I M sin(ωt) with 0 ≤ ωt ≤ π, we obtain
The low-frequency component I CL of the capacitor current i c is calculated as
This formula is valid for both PWM and hysteresis control techniques. On the other hand, the calculation of the high frequency value is different for each control type, as shown later.
1) High-Frequency Component I cH of the Capacitor Current in PWM Case: Considering that t is a time variable used for analyses during the switching period T s , the waveform of the capacitor current i c is expressed as follows.
During
As shown in (17), the high-frequency component i cH of the capacitor current i c near the switching frequency is a function of the fixed frequency F s [9] . The square value of i cH is calculated as follows:
Consequently, the total high-frequency component I cH of the capacitor current i c is written as follows: 
During the OFF state,
We note that the relation between ∆I and F s , which is given as follows, is always true:
For the PWM control, F s is fixed and ∆I is variable, and in contrast, for hysteresis technique, ∆I is fixed and F s is variable.
The high-frequency component i cH of the capacitor current i c near the switching frequency is a function of the fixed peak-current variation ∆I, which is given by
We get the total high-frequency component I cH of the capacitor current i c as
3) Line Current THD: In order to obtain the same THD in the case of PWM and hysteresis control techniques, the following relation must hold:
For our converter specifications, the relation (25) becomes
III. PARAMETERS DETERMINATION OF ELECTROLYTIC CAPACITOR MODEL BY GA
A sample of aluminum electrolytic capacitors rated 4700 µF, 450 V, and 85
• C is put in a climate chamber with adjustable temperature. Then the impedance magnitude |Z| and phase measurements are carried out in the laboratory using an HP4284A impedance meter for several temperatures. The capacitor impedance magnitude versus frequency and temperature is shown in Fig. 3 .
The electrolytic capacitors can be represented by different electric models [10] , [11] . The model selected is subjected to the following two principal constraints for this paper.
1) It must be implemented in any simulation software type.
2) It has to be used in the frequency range of the identified components (dc to several megahertzs). The selected model is shown in Fig. 4 , where its transfer function is given as (27), shown at the bottom of this page.
The main advantages of this model are: 1) a better representation of the electrolytic capacitors technology; 2) the parameters R a , R b , R c , L, and C are frequency independent. Based on a series of measurements, we propose to optimally identify the electrolytic capacitor parameters R a , R b , R c , L, and C. However, it is important to note that the test measurements are performed with varying factors such as frequencies and temperatures, which would extremely complicate the search for an analytic solution of the optimal parameters by resolving partial derivative equations. Since GA has shown itself capable of evolving solutions in a complex search space, we thought it worthwhile to employ such technique to tune an optimal solution for our parameters. The effectiveness of the proposed technique will be proven in the subsequent development.
In this study, we propose an electric model, taking into account the characteristics variations of the electrolytic capacitors according to the temperature and frequency. The capacitor electrical model parameters are tuned through the use of the GA, which differs from other methods according to the following four points [12] , [13] .
1) The GA uses a parameters coding and not parameters.
2) The GA performs a random search on a population of points rather than a point. 3) The GA needs neither a priory information on the function to be optimized nor on its derivatives. 4) The GA uses probabilistic rules transitions rather than deterministic ones. The genetic operations are carried out according to rules of selection, crossover, and mutation. Before achieving a satisfactory result, the algorithm iteration numbers depend on these rules. The GA operations are shown in Fig. 5 . The GA affords to find the model parameters starting from the capacitor impedance magnitude and phase measurements according to the frequency.
Optimization is defined by a function minimizing the error between measurement and algorithm calculation. The used cost function (J min ) is given by the following expression:
Fig . 6 shows the parameters identification results for the precedent model for a temperature of 25
• C. We emphasize that the GA developed for the identification is integrated into the SCilab software. We note that at low frequencies, there is a difference between the estimated and the measured ESR due to the low convergence of the GA. However, the obtained mean error between measures and computation is less than 0.1% for each temperature. Thus, the identification results are quite satisfactory.
IV. POWER LOSS ESTIMATION
An electric equivalent scheme of an electrolytic capacitor, as shown in Fig. 7 , can be described as an ESR, an equivalent series inductance (ESL), and a capacitance C s .
The current trough the capacitor will cause a power loss (P LOSS ) in it due to the ESR. On the one hand, ESR decreases with increasing temperature and rises at high frequencies. On the other hand, the current consists of main frequency and its harmonics; we calculate the power loss for each harmonic and sum them to obtain the total power loss in the capacitor
To calculate P LOSS precisely, you should know for each harmonic k, the corresponding values of the resistance ESR (k ) and the current I (k ) . At applications with large frequency bandwidth of capacitor current, this makes the power loss calculations difficult to perform, especially if the ESR depends highly on the frequency. Generally, the power dissipation P LOSS in the electrolytic capacitor is expressed by most capacitor manufacturers as follows:
where ESR L is the ESR value at low frequency (100 Hz); ESR H is the ESR value in the high-frequency region; I cL is the rms current value at 100 Hz; I cH is the rms current value in the high-frequency region. Using the electrical model obtained by GA (Fig. 4) , we propose a new power loss calculation approach. We have to simply determine the current values through the resistances R a , R b , and R c . The power loss is given by
where R a , R b , and R c are the resistances of the model of Fig. 4 , which are independent from frequency, and I a , I b , and I c are, respectively, the rms values of the currents across R a , R b , and R c .
The identification of R a , R b , and R c by GA and the determination of I a , I b , and I c using the PSIM Software afford efficiency and accuracy to power loss calculation. Fig. 8 shows the power loss variation versus switching frequency from 1 to 500 kHz computed by three different methods. The classic method is obtained using (30). The second curve is carried out using (31) with PWM control. The third curve uses (30) with current-controlled hysteresis modulation corresponding to a peak-current variation ∆I holding (26). By verifying this latter equation, the currentcontrolled hysteresis modulation gives the same line THD as PWM.
First, we note a significant difference between P LOSS calculated using the classic method and the new model (PWM and hysteresis control). According to our analysis, we explain that results differ due to the following reasons.
1) The classic method does not take into account the power dissipation due to other capacitor current harmonics. 2) It supposes that the ESR value remain constant for frequency higher than 100 kHz. Moreover, the ESR increases at high frequencies because of the skin effect. In fact, the power dissipation in the resistance R b (see Fig. 4 ) increases, which also makes the total P LOSS rise.
On the other hand, we also observe that the hysteresis control causes much power dissipation compared to PWM, mainly for high frequencies and tight peak-current variation. This comparison is legitimated since we suppose that the line current THD is maintained the same for both control techniques by holding (26). We can explain this difference by the spreading spectrum of the capacitor current in the hysteresis case, which involves higher power dissipation than PWM case due to the high-frequency components of the current. Moreover, this difference is accentuated at high frequencies because of the increase in ESR, which is caused by the skin effect. For capacitor manufacturers and PFC users, the curve illustrated by Fig. 8 is very useful since it can be determined for any ambient temperature. In fact, if we fix the hotspot temperature and know the thermal resistance between the hotspot of the capacitor and the ambient, we can determine the maximum allowed power dissipation, and also the maximum switching frequency F s (for PWM) and peak current ∆I (for hysteresis control).
V. FAULT-DETECTION METHOD OF ELECTROLYTIC CAPACITOR
The deterioration of electrolytic capacitor is characterized by a drift of its electric parameters. The ESR increases and the capacitance C decreases [1] . The ESR rise is very interesting because its evolution versus temperature and ageing time follows a well-known function. The main component of ESR is the resistance R a , shown by the new model of Fig. 4 . In fact, the study [10] showed that the variation R c resistance representing the leakage current is not very significant during the capacitor wear out. Also, the inductance L and the resistance R b can be considered as constant and does not have a great influence. It was shown that the resistance R a is the best fault indicator since it varies against ageing time and temperature according to the law [10] 
where d 1 , d 2 , and d 3 are coefficients depending on the capacitor type and temperature, and t is given by Arrhenius law [1] 
with t v being the ageing time corresponding to the accelerated ageing temperature T v and t is the time corresponding to the temperature T . Now, the problem is to find which electrical waveform of the PFC gives a good image of the resistance R a . We represent the line current i s and the output voltage V o obtained by PSIM software simulation for a sound filtering capacitor in Fig. 9 . We noted that when R a increases against output capacitor wear out, the output voltage ripple rises according to R a . Actually, we must know which component of that voltage we should monitor to have a faithful image of R a at steady state working of the converter as well as at variable load functioning.
Let us consider the output voltage as a sum of three components as follows: where V oDC output 400 V/dc voltage; δV oBF component of V o at 100 Hz (double-line pulse); δV o is composed of the 100 Hz multiples, the switching frequency F s , and its multiples. In the following study, we propose a method to choose the best waveform that reflects the R a value and also the capacitor wear-out state.
A. PWM Control Case
In this case, we suggest to monitor the δV o component at the switching frequency denoted by δV of . Indeed, for the PWM, the frequency spectrum of the capacitor current and the output voltage is distinct, as shown in Fig. 10 . By using a bandpass filter centered at the switching frequency F s , the amplitude ∆V of of δV of can be extracted and monitored. Yet, the relation between the resistance R a and ∆V of is expressed as follows:
where Z c is the magnitude of the capacitor impedance. It is a function of R a , F s , and the ambient temperature T a , so it can be written as f (T a , R a , F s ). I cf is the amplitude of the i c fundamental component. It is expressed as a function g(I o , F s ). Then, we have
Finally, we obtain
First, we suppose that R a and T a are constants (R a = 19 mΩ and T a = 25
• C at the capacitor sound state), and in Fig. 11 , we represent the variation of ∆V of versus the output current I o and the switching frequency F s obtained by PSIM software simulation. We observe that the curves are approximately linear against I o for each frequency. Then, by using MAPLE software, in Fig. 12 , we represent the variation of ∆V of versus R a and for different frequencies F s . R a ranges from 19 (capacitors sound state) to 100 mΩ (capacitor supposed at worn state). We obtain almost linear curves with a slope that decreases when the switching frequency increases.
Then, we conclude that at steady-state operation of the PFC, the component of output voltage ripple at the switching frequency ∆V of gives a good image of the resistance R a . The function h can be determined for discrete points of I o , T a , F s , and R a , and then stored in a database for online processing of the capacitor resistance R a . Now, let us suppose that the PFC is driven to a sudden load variation at time t = 2 s from I o = 1 A to I o = 5 A. The output voltage V o and the line current i s present a transient state, as shown in Fig. 13 .
Compared to the averaged rectified signal that can be used in such cases and may give faulty alarms [5] , the amplitude ∆V of of the output voltage V o at the switching frequency that we propose to monitor is confirmed to be a better image of the resistance R a , since it is not influenced by the load variation and avoids errors in R a determination. Fig. 14 shows the variation of δV of during the load variation state and confirms that its amplitude is not very affected by this transient state.
B. Current-Controlled Hysteresis Case
In this case, we propose to monitor the peak-to-peak value of δV o component at the switching frequency denoted by ∆V op-p . Indeed, for the hysteresis control technique, the frequency spectrum of the capacitor current is very irregular and its components are distributed along the frequency range except the component at 100 Hz, which is distinct (see Fig. 15 ).
We have remarked that the peak-to-peak value ∆V op-p increases against the resistance R a . Its value can be measured practically by associating a high-pass filter with a band-stop filter centered at 100 Hz to the output voltage V o at the terminals of the capacitor. We obtain by PSIM simulation, the waveform shown in Fig. 16 . We have remarked that ∆V op-p is a function of the output current I o , the peak current ∆I, the resistance R a , and the capacitor impedance Z c , which depends on the ambient temperature T a .
Then, the voltage ∆V op-p can be written as
We emphasize that the h function cannot be written formally because of the irregularity of the capacitor current and δV o voltage versus frequency, but in any way, it can be obtained for discrete points, and stored in a database and then used in the online processing of the resistance R a .
In Fig. 17 , we represent ∆V op-p versus resistance R a and current I o for different current bands ∆I for an ambient temperature fixed at T a = 25
• C. We applied to the PFC controlled by the hysteresis technique the same variable load state at time t = 2 s from I o = 1 A to I o = 5 A. Fig. 18 shows that δV o is not affected by the low-frequency transient voltage that appears in Fig. 13 . This means that the monitoring of its amplitude ∆V op-p is very interesting since it avoids faulty alarms during the online processing of the resistance R a .
C. Online Prediction of the Electrolytic Capacitor Fault
We have already demonstrated that the output voltage ripple in a PFC increases with respect to the resistance R a in both PWM and hyteresis control methods. The R a increase versus ageing time t and temperature T is the best indicator of capacitor fault [14] . To determine R a and the time before the capacitor failure, we must first determine at time t = 0 (for sound capacitors) the parameters R a , R b , R c , C, and L of the capacitor electrical model (see Fig. 4 ) by the use of GA for different ambient temperatures. The result of identification according to the temperature T can be resumed as
where a i are coefficient functions of the component. This expression gives us the R
• a value for a sound capacitor at any temperature T .
Second, the function R a (t) given by (32) is deduced from accelerated ageing tests. So, the coefficients d 1 , d 2 , and d 3 are determined.
Third, using software simulation, the functions h and h of respective equations (37) and (38) are determined for different values of T a , R a , I o , and F s (PWM) or ∆I (current-controlled hysteresis). Then, we make a reference system for ∆V of and ∆V op-p .
At any functioning time t, for PWM, we measure online ∆V of , I o , and the case temperature T c ; for hysteresis control, we also measure online ∆V op-p , I o , and T c . The PFC user will fix the switching frequency F s or the peak-current variation ∆I as well as the limit allowed for the output voltage ripple (∆V l of or ∆V l op-p ). By using the reference system for each control case, we can deduce the limit value allowed for R a denoted by R l a and compute online at time t the R a value termed R t a . Finally, the remaining time to failure t r is calculated, as shown in Fig. 19 .
The block diagram illustrated by Fig. 20 summarizes the method used to predict electrolytic capacitor failure.
VI. CONCLUSION
First, a new power loss estimation approach of electrolytic capacitors is described. By taking into account a new electrical model of the capacitor with parameters tuned through the use of GA, this approach is more efficient and accurate that those already used. Second, the identified capacitor model is introduced into a boost-type PFC circuit controlled by PWM and currentcontrolled hysteresis modulation. Despite of the simplicity of hysteresis control implementation, PWM presents lower power dissipation in the capacitor.
Third, we focused our analysis on the fault detection of the electrolytic capacitor. We found that the series resistance R a of the capacitor new model is the best fault signature of the latter. In fact, the output voltage ripple rises with respect to R a , and this is why it is monitored to predict the failure of electrolytic capacitors. We proposed a new method of capacitor failure prediction based on the use of a reference system and real-time output voltage ripple measurement. This new method avoids faulty alarms due to load variations. At any functioning time t, for PWM or hysteresis control, PFC user can determine online the remaining time before capacitor failure.
